


STSMIA832

1.8V/2.8V High speed dual differential line receivers, standard mobile imaging architecture (SMIA) decoder deserializer

Feature summary

- Sub-low voltage differential signaling inputs:
 V_{ID} = 100mV MIN. with R_T = 100Ω, C_L = 10pF
- High signaling rate:
 f_{IN} = 650 Mbps MAX (D+,D-,STRB+,STRB-)
 f_{OUT} = 82 MHz MAX (CLK)
 f_{OUT} = 82 Mbps MAX (for each data line D1-D8)
- Very high speed strobe to clock: tp_{LH}~tp_{HL}=5.2ns (TYP) at V_{DD}=2.8V; V_L=1.8V
- Operating voltage range:
 V_{DD}(OPR) = 2.65V to 3.6V
 V_L(OPR) =1.65V to 1.95V
- Symmetrical output impedance (D1-D8, H-SYNC, V-SYNC, CLK):
 II_{OH}I=I_{OI}=4mA (MIN) at V_{DD}=2.65V;V_I=1.8V
- Low power dissipation (DISABLED: EN=Gnd):
 I_{SOFF} = I_{DD} + I_L = 10 μA (Max)
- SMIA specification compliant
- CLASS 0 and CLASS 1,2 supported (config by CLASS_SEL)
- CMOS logic input threshold (EN, SYNC_SEL, CLASS_SEL):
 V_{IL} = 0.3xV_L; V_L = 1.65V to 1.95V
 V_{IH} = 0.7xVL; V_I = 1.65V to 1.95V
- 3.6V tolerant on inputs (EN, SYNC_SEL, CLASS_SEL)
- 32 BIT synchronization codes (SOF, EOF, SOL, EOL)
- Leadfree µTFBGA package (RoHS Restriction of hazardous substances)



Description

The STSMIA832 receiver converts the subLVDS clock/datastream (up to 650 Mbps throughput bandwidth) back into parallel 8 bits of CMOS/LVTTL. The device recognizes the SMIA 32 bit start of frame (SOF), end of frame (EOF), start of line (SOL) and end of line (EOL) sequences to generate the H-SYNC and V-SYNC signals. Output LVTTL clock (up to 82 MHz) is transmitted in parallel with data. Output data are rising-edge strobes. This chipset is an ideal means to link mobile camera modules to Baseband processors. In order to minimize static current consumption, it is possible to shut down the device when the interface is not being used by a power-down (EN) pin that reduces the Maximum Current Consumption to 10 µA making this device ideal for portable applications like Mobile Phone and Portable Battery Equipment. A configurable input (Class_Sel) is provided to select different CLASS (0 or 1,2) mode inside the SMIA STD specifications.

The STSMIA832 is offered in a μ TFBGA package to optimize PCB space. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity from transient excess voltage. The STSMIA832 is characterized for operation over the commercial temperature range -40°C to 85°C.

Order codes

Part number	Temperature Range	Package	Packaging
STSMIA832TBR	-40 to 85 °C	µTFBGA25 3x3mm (TAPE & REEL)	3000 parts per reel
May 2006		Rev. 2	1/23

Contents

1	Sch	ematic diagram
2	Pin	configuration
	2.1	Pin descriptions for reference:
	2.2	Supplementary notes: SMIA specification
3	Арр	lication information
	3.1	Inputs
	3.2	Power down mode
	3.3	Power saving at the inputs 10
	3.4	Switching off digital blocks 10
	3.5	Disabling the outputs
	3.6	Load capacitance
	3.7	Board layout
	3.8	Decoupling capacitors
4	Мах	imum ratings
5	Cha	racteristics
6	Fran	ne structure
7	Timi	ng diagram
8	Pacl	kage mechanical data 19
9	Revi	sion history



1 Schematic diagram





Figure 1. Simplified application block diagram





57

2 Pin configuration

ABCDE
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

Figure 3. Pin connections (top through view - bumps are on the other side)

Table 1. Pin description

PIN N°	SYMBOL	NAME AND FUNCTION
D5	D1	Decoder output (LSB)
E5	D2	Decoder output
D4	D3	Decoder output
D3	D4	Decoder output
D2	D5	Decoder output
D1	D6	Decoder output
E1	D7	Decoder output
C3	D8	Decoder output (MSB)
A2, A1	D+, D-	Differential data receiver inputs
A5, A4	STRB+, STRB-	Differential strobe receiver inputs (Class_Sel = VL) Differential clock receiver inputs (Class_Sel = GND)
B3	EN	Receivers enable input
E3	CLK	Clock output
C2	H-SYNC	Horizontal sync output
B2	V-SYNC	Vertical sync output
E2, E4	GND	Ground (Digital I/O reference)
A3, B1	GND	Ground (Analog subLVDS part)
B5	V _{DD}	Core supply voltage
C1, C5	VL	Digital I/O supply voltage
B4	SYNC_SEL	Select sync input
C4	CLASS_SEL	Select CLASS input

2.1 Pin descriptions for reference:

(D+, D-, STRB+, STRB-)

Differential subLVDS data and strobe inputs to the receiver from the camera sensor interface. The signals operate at 150mV typical differential voltage levels and a common mode voltage of 900mV. The operating data rate is 650Mbps maximum. Depending on the CLASS_SEL pin selection mode, Data/Clock signaling or Data/Strobe signaling modes are activated.

D1-D8, CLK

STSMIA832 output data and clock lines. Parallel 8 bits of CMOS/LVTTL data is output at a maximum data rate of 82Mbps per line. Output LVTTL clock is transmitted in parallel with the data at 82MHz Max.

SYNC-SEL

The Horizontal Sync and Vertical Sync signals are extracted from the data stream before transmitting data on the parallel output D1-D8 if the device is working in ENABLED SYNC mode (SYNC_SEL = V_L). If the device is working in DISABLED SYNC mode (SYNC_SEL = GND) the sync codes are not extracted from the data stream and the embedded Sync codes are transmitted along with the data on the parallel output. This allows for two modes of functioning, formatted and unformatted transmission of data on the data lines based on the selection by the Baseband processor. The main function table lists the functions for various combinations of SYNC_SEL pin and EN pin.

CLASS-SEL

The device embeds all functions forecast inside the SMIA Standard. STRB+ and STRBsignals are considered STROBE Signals when the device is working in HIGH CLASS mode (CLASS_SEL = V_L). If the device is working in LOW CLASS mode (CLASS_SEL = GND) the STRB+ and STRB- inputs change their strobe functionality to CLOCK in order to be compliant with SMIA CLASS 0. In Class 0 mode of operation, data is read on the rising edge only. This allows for two modes of functioning, Clocked and Strobed transmission according to different applications and provides high flexibility to configure the final application in different Baseband processors.

H-SYNC, V-SYNC

In the ENABLED SYNC mode, the parallel data on D1-D8 is accompanied by the Horizontal and Vertical Sync signals on the H-SYNC and V-SYNC pins and together they are used to reconstruct the image frame.

The H-SYNC and V-SYNC are generated by extracting the SMIA 32-bit Synchronization codes (SOF, EOF, SOL, EOL) on the serial input data stream.

EΝ

Enable pin is to enable the Power-Down Mode. This mode enables the shutting down of the device when the interface is not in use. The maximum current consumption can be reduced to 10 μ A. This provision makes this device suitable for portable applications like Mobile phones or Portable Battery Equipment.



V_{DD}, V_{L}

Both the Camera Sensor module and the Baseband processor interface operate at $V_L = 1.8V$. The subLVDS receiver core operating voltage is $V_{DD} = 2.8V$ typical.


2.2 Supplementary notes: SMIA specification

The Standard Mobile Imaging Architecture (SMIA) specification defines an interface between the digital camera module and mobile phone engine. It defines a standard data transmission and control interface between transmitter (camera module) and receiver (mobile phone engine). The data transmission interface (referred to as CCP2) is a unidirectional differential serial interface with data and clock/strobe signals. The physical layer of CCP2 is based on signaling scheme called SubLVDS, which is current mode differential low voltage signaling method modified from the IEEE 1596.3 LVDS standard for reduced power consumption. STSMIA832 operates in a data/strobe signaling mode. The use of data-strobe coding together with SubLVDS enables the use of high data rates with low EMI.

Data/Clock signaling

Data is a differential output from camera module. Data format is in most of cases bytewise (i.e. on 8-bit boundary) least significant bit (LSB) first. When nothing is being transferred, the DATA lines remain high, except in power shutdown. Figure illustrates the bytewise LSB first transmission..

Figure 4. Data clock signaling




Clock is a differential signal, output from camera module. The receiver reads the data on rising edge of the CCP_CLK. The clock signal may be free running or gated. For most cases free running clock is preferred due to simpler implementation in the transmitting end. However, in some cases gated clock may be better solution. If gated transmission clock is used, clock remains high when nothing is being transferred, except in power shutdown.

Data/Strobe signaling

The data-strobe coding consists of two parallel signals, data and strobe. The data signal carries the bit-serial data while the strobe signal state toggles whenever data signal does not change state. Thus, either the data signal or the strobe signal changes between two data bits. If both signals change simultaneously it is interpreted as an error. The signaling method is presented in the figure 2 below.

The benefit of using data-strobe signaling is that there is no need for transferring continuous clock over the CCP2 bus. The frequency of the bus is also divided by two. The clock is reconstructed at the receiving end from the data and strobe signals. This simplifies the EMC design and in addition, EMI is reduced compared to normal data/clock signaling.





Data is sent byte-wise LSB first. The state of the data and strobe signals at the beginning of transmission are fixed i.e. the state of data is logic high and the state of strobe is logic low. The number of clock cycles between synchronization codes has to be even, both between SOL (or SOF) – EOL (or EOF) and EOL (or EOF) – SOL (or SOF). This ensures synchronization is possible with minimum complexity to achieve the fastest possible implementation. The strobe signal can be gated when using the data/strobe signaling, but only if the number of clock cycles is even between synchronization codes.

If the number of transmission clock cycles between synchronization codes is even, it ensures that for each synchronization code sequence FF0000h there will be corresponding strobe sequence of 55AAAAh as illustrated in the Figure 3 below.





Figure 6. Data-Strobe phase relationship

Frame synchronization

Each image frame begins with frame start synchronization code (SOF) and ends with frame end synchronization code (EOF). Each line inside the frame begins with line start synchronization code (SOL) and ends with line end synchronization code (EOL). The period between EOL code and new SOL code is called line blanking period. Similarly, the time between EOF code and new SOF code is called frame blanking period. The total size of one image frame shall be a multiple of 128 bits.

In the beginning of frame and in the end of frame, line synchronization codes are replaced by the frame synchronization codes. Synchronization signal usage is shown in Figure 4 below. Bit order of the synchronization codes is the same as for data, byte-wise LSB first.

Figure 7. CCP2 Synchronization codes



The purpose of logical channels is to separate different data flows, which are interleaved in the data stream.

The DMA channel identifier number is directly encoded in the 4-byte CCP embedded sync codes. The CCP receiver will monitor the DMA channel identifier and de-multiplex the interleaved video streams to their appropriate DMA channel. A maximum of 8 data streams is supported. Valid channel identifiers are 0 to 7.

Table 2.	Synchronization codes as per SMIA specifications
----------	--

Name	Synchronization Codes	Notes
SOL	FFH 00H 00H X0H	Line Start Code
EOL	FFH 00H 00H X1H	Line End Code
SOF	FFH 00H 00H X2H	Frame Start Code
EOF	FFH 00H 00H X3H	Frame End Code
Logical Channels	FFH 00H 00H 0XH (to) FFH 00H 00H 7XH	DMA Channel Identifier from Channel 0 to 7

X = channel number 0 to 7.



3 Application information

3.1 Inputs

Technological advancements in deeper submicron processes have lowered the supply voltage levels of semiconductor devices, creating a design environment where system board devices may potentially use many different supply voltages, which can ultimately lead to voltage conflicts. However, STSMIA832 device has been designed to work with a 3.6V input tolerance. This implies that all input pins (differential inputs and control inputs) can be connected to 3.6V logic or bus even when power to the device is only 1.8V. The device would not be damaged.

3.2 Power down mode

STSMIA832 comes equipped with a Power Down mode that permits an exceptionally low level of power consumption ($I_{SOFF} = 10 \ \mu A$ maximum), making the device ideal for portable battery-powered applications as well as for designs with tight thermal budgets.

The low quiescent supply current possible with Power Down mode is especially useful for products that must use power as efficiently as possible. Low power offers additional benefits such as low operating temperature, low cost packages and high device reliability. The device saves significant quiescent power while internal functions are temporarily suspended.

The activation and de-activation of the power down mode is controlled by the EN pin. The mode becomes active once a low-level pulse is applied to the EN pin. The maximum quiescent supply current gets reduced to $I_{SOFF} = 10 \ \mu A$ maximum. Power Down mode is initiated by applying a low-level pulse to the EN input of STSMIA832 device. The device remains in a DC state, drawing minimal power, until EN goes High, at which point it returns to full operation.




Figure 8. STSMIA832 Power down mode

The power saving in the Power Down Mode is obtained by employing the following techniques:

3.3 Power saving at the inputs

All internal blocks of the input circuitry are shutdown by turning off the bias currents for the subLVDS Receivers. This eliminates the power associated with any dynamic activity on the input pins. With no pull-up and pull-down resistors, any remaining current drawn by an input is known as leakage current (I_L), which ranges from 1 μ A to 4 μ A typical. But care should be taken that the driving circuit for the inputs is also switched to a known state and that there are no transitions on the inputs when the device is in Power Down Mode.

3.4 Switching off digital blocks

To save power, all signals within the device are prevented from switching by resetting all the digital blocks in the internal circuits. In many designs, a major portion of the total dynamic power is due to its clock tree, which consists of all the inter-connects that distributes the clock signal internally. Power drawn varies according to how extensive the tree is. Pulling the clock input to a static logic level (LOW in this case) is an important way to save power, especially as the clock frequency is high

3.5 Disabling the outputs

In the power down mode, to save the power due to transition on output flip flops, the Clock Enable (CE) signal for all the flip-flops is used in the design. All the clock transitions are ignored when the CE signal is inactive and so the output flip flops do not toggle. The CE signal is activated once again when the registered outputs need to be operating under normal conditions. All the outputs (including D1-D8) are driven LOW in the power down state. This reset state is held as long as the device remains in Power Down mode.

Once having exited the mode, normal operation recommences from the reset state.

3.6 Load capacitance

Power dissipation is proportional to capacitance. The capacitance consists both of internal and external capacitance. The lumped internal capacitance is associated with the power dissipated internally by the device and depends on the device characteristics (in STSMIA832, C_{IN} is 4pF). The external capacitance is associated with power dissipated outside the device and it is a function of PCB traces loading and other IC loads.

In high frequency operation, it is essential to have equal trace lengths for all the output lines in order to minimize the skew. A reduced external capacitance leads to reduced current consumption and also reduced rise time and fall time. The parallel output driving capacitance in STSMIA832 is 10pF and the rise time and fall times for the LVTTL parallel outputs are 2.2ns maximum.






Figure 9. STSMIA832 Load capacitance and rise and fall time of LVTTL parallel outputs

3.7 Board layout


To obtain the maximum benefit from the noise and EMI reductions of subLVDS, attention should be paid to the layout of differential lines. Lines of a differential pair should always be adjacent to eliminate noise interference from other signals and take full advantage of the noise canceling of the differential signals. Equal length should be maintained on signal traces for a given differential pair. As with any high-speed design, the impedance discontinuities should be limited (reduce the numbers of vias and no 90 degree angles on traces). Any discontinuities which do occur on one signal line should be mirrored in the other line of the differential pair. Care should be taken to ensure that the differential trace impedance match the differential impedance of the selected physical media (this impedance should also match the value of the termination resistor (100 ohms) that is connected across the differential pair at the receiver's input). Surface mount resistors are recommended to avoid the additional inductance that accompanies leaded resistors.

These resistors should be placed as close as possible to the receiver input pins to reduce stubs and effectively terminate the differential lines. All of these considerations will limit reflections and crosstalk which adversely effect high frequency performance and EMI.

3.8 Decoupling capacitors

Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a conservative approach three parallel-connected decoupling capacitors (Multi-Layered Ceramic capacitors in surface mount form factor) between each V_{CC} and the ground plane(s) are recommended. An example is shown in the figure below. Wide traces for power and ground should be used and it should be ensured each capacitor has its own via to the ground plane.








Table 3.	Synchronization codes as per SMIA specifications

INPUT							OUT	FUNCTION					
EN	SYNC_SEL	D+	D-	STRB+	STRB-	V-SYNC	H-SYNC	D1-D8	CLK	FUNCTION			
L	Х	Х	Х	Х	Х	L	L	L	L	SMIA disabled			
Н	Н	SO	F (FF _F	4 00 _H 00 _H	_H 02 _H)	Н	Н			Start of Frame			
Н	Н	EC	F(FF _F	00 _H 00 _H	03 _H)	L	L	End of Frame		End of Frame			
н	Н	SC)L(FF _H	00 _H 00 _H	00 _H)	No Change	Н	See Detailed Timing Diagram		Start of Line			
н	Н	EOL(FF _H 00 _H 00 _H 01 _H)			No Change	L					L		End of Line
Н	L	х	х	х	Х	L	L	D+, D- data in parallel mode	See Detailed Timing Diagram	DisabledSync (D1-D8 will get out data, including Sync Code)			

X = Don't care

 Table 4.
 Class function table (CSI Classification)

CLASS	Data Transfer Capacity (Sustained Data Rate)	Signaling Method	CLASS_SEL
Class 0	<208 Mbps	Data/Clock	GND
Class 1	208-416 Mbps	Data/Strobe	VL
Class 2	416-650 Mbps	Data/Strobe	VL



57

4 Maximum ratings

Symbol	Parameter	Value	Unit
V _{DD}	Main Supply Voltage	-0.5 to 4.6	V
VL	Secondary Supply Voltage	-0.5 to (V _{DD} + 0.5)	V
V _D	SubLVDS Data Bus Input Voltage (D+, D-)	-0.5 to 4.6	V
V _{STRB}	SubLVDS Clock Bus Input Voltage (STRB+, STRB-)	-0.5 to 4.6	V
VI	DC Input Voltage (SYNC_SEL, CLASS_SEL, EN)	-0.5 to 4.6	V
Vo	DC Output Voltage (D1-D8, H-SYNC, V-SYNC, CLK)	-0.5 to (V _L + 0.5)	V
T _{stg}	Storage Temperature Range	-65 to +150	°C
ESD	Electrostatic Discharge Protection HBM Human Body Model (All Pins)	±2	kV

Table 5. Absolute maximum ratings

Note: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{DD}	Main Supply Voltage	2.65	2.8	3.6	V
VL	Secondary Supply Voltage	1.65	1.8	1.95	V
V _{ID}	Differential Level Input Voltage (D+, D-, STRB+, STRB-)	0.1		0.4	V
V _{CM}	Common Level Input Voltage (D+, D-, STRB+, STRB-)	0.5	0.9	1.3	V
V _{IC}	Level Input Voltage (SYNC_SEL, CLASS_SEL, EN)	1.65	1.8	3.6	V
R _T	Termination Resistance (per pair differential input line)	80	100	120	Ω
CL	Termination Capacitance (per line vs Gnd Pin)		10		pF
T _A	Operating Ambient Temperature Range	-40		85	°C
Τ _J	Operating Junction Temperature Range	-40		125	°C
t _R , t _F	Rise and Fall Time (SYNC_SEL, CLASS_SEL, EN; 10% to 90%; 90% to 10%)			10	ns

Table 6. Recommended operating conditions

5 Characteristics

Table 7. Electrical characteristics

(Over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25°C, and V_{DD} = 2.8V, V_L = 1.8V)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CM}	Common Mode Input Voltage	$R_T = 100\Omega \pm 1\%$	0.5	0.9	1.3	V
V_{THL}	Receiver Input Low Threshold ⁽¹⁾	$R_T = 100\Omega \pm 1\%$	-25			mV
V _{THH}	Receiver Input High Threshold ⁽¹⁾	$R_{T} = 100\Omega \pm 1\%$			+25	mV
I.	Input Leakage Current	$V_{I} = 0.4V$			±10	μΑ
I	(D+, D-, STRB+, STRB-)	V _I = 1.4V			±10	μΑ
١ _S	Supply Current (I _L + I _{DD})	$EN=V_{DD}$, D+, STRB+ = Gnd or V_{DD} , D-, STRB- = V_{DD} or Gnd		3.5	9.0	mA
I _{SOFF}	Shutdown Supply Current (I _L + I _{DD})	EN=Gnd, V _{DD} =2.65V to 3.6V V _L =1.65V to 1.95V			10	μΑ
$V_{\rm IH}$	HIGH Level Input Voltage (SYNC_SEL, CLASS_SEL, EN)	$V_{DD} = 2.65V \text{ to } 3.6V$ $V_{L} = 1.65V \text{ to } 1.95V$	$0.7 \mathrm{xV}_{\mathrm{L}}$		3.6V	V
V _{IL}	LOW Level Input Voltage (SYNC_SEL, CLASS_SEL, EN)	$V_{DD} = 2.65V \text{ to } 3.6V$ $V_{L} = 1.65V \text{ to } 1.95V$	0		$0.3 \mathrm{xV}_{\mathrm{L}}$	V
IIH	HIGH Level Input Current (SYNC_SEL, CLASS_SEL, EN)	$V_{IH} = 0.7 x V_L$			±10	μΑ
Ι _{ΙL}	LOW Level Input Current (SYNC_SEL, CLASS_SEL, EN)	$V_{IL} = 0.3 x V_L$			±10	μΑ
V _{OH}	HIGH Level Output Voltage (D1-D8, H-SYNC, V-SYNC, CLK)	I _{OH} = -4mA	1.25			V
V _{OL}	LOW Level Output Voltage (D1-D8, H-SYNC, V-SYNC, CLK)	I _{OL} = +4mA			0.30	V

1. Guaranteed by design

Table 8. Capacitive characteristics

		Tes	Value				
Symbol	Parameter	V _{DD} (V)		Г	_A = 25°C		Unit
				Min.	Тур.	Max.	
C _{IN}	Input Capacitance (SYNC_SEL, CLASS_SEL, EN)	2.65 to 3.6	$V_L = 1.65V$ to 1.95V, $V_I = GND$ or V_L		4		pF



Table 9.Switching characteristics

 $(R_T = 100\Omega \pm 1\%, C_L = 10pF$, over recommended operating conditions unless otherwise noted. Typical values are referred to $T_A = 25^{\circ}C$ and $V_{DD} = 2.8V$, $V_L = 1.8V$)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _r	Rise Time LVTTL Output Voltage (10% to 90%)			1.9	2.5	ns
t _f	Fall Time LVTTL Output Voltage (90% to 10%)			1.6	2.5	ns
t _{pLH}	Propagation Delay Time (STRB to V-SYNC, H-SYNC) Low to High	Strobed Transmission		6.3	8.5	ns
t _{pHL}	Propagation Delay Time (STRB to V-SYNC, H-SYNC) High to Low	CLASS_SEL=V _L		6.9	8.5	ns
t _{pLH}	Propagation Delay Time (STRB to CLK) Low to High	Strobed Transmission		5.2	6.5	ns
t _{pHL}	Propagation Delay Time (STRB to CLK) High to Low	CLASS_SEL=V _L		5.2	6.5	ns
t _{pLH}	Propagation Delay (STRB to D1-D8) Low to High	Strobed Transmission		6.8	8.5	ns
t _{pHL}	Propagation Delay (STRB to D1-D8) High to Low	CLASS_SEL=V _L		6.4	8.5	ns
t _{pLH}	Propagation Delay Time (STRB to V-SYNC, H-SYNC) Low to High	Clocked Transmission		6.0	7.0	ns
t _{pHL}	Propagation Delay Time (STRB to V-SYNC, H-SYNC) High to Low	CLASS_SEL= Gnd		6.0	7.0	ns
t _{pLH}	Propagation Delay Time (STRB to CLK) Low to High	Clocked Transmission		4.7	6.0	ns
t _{pHL}	Propagation Delay Time (STRB to CLK) High to Low	CLASS_SEL= Gnd		4.7	6.0	ns
t _{pLH}	Propagation Delay (STRB to D1-D8) Low to High	Clocked Transmission		6.0	7.5	ns
t _{pHL}	Propagation Delay (STRB to D1-D8) High to Low	CLASS_SEL= Gnd		5.4	7.5	ns
t _{EN}	Enable Delay Time (EN to V-SYNC, H-SYNC)	$t_{rEN} = 2.0$ ns (10% to 90%) $t_{fEN} = 2.0$ ns (90% to 10%)			20	μs
t _{DIS}	Disable Delay Time (EN to V-SYNC, H-SYNC)	$t_{rEN} = 2.0$ ns (10% to 90%) $t_{fEN} = 2.0$ ns (90% to 10%)			100	ns
DR _{MAX}	Max Usable Data Rate	CLASS_SEL=V _L			650	Mbps
T _{STRB}	Strobe Target Period	CLASS_SEL=VL	1538			ps
t _{DS}	Minimum Data/Strobe Edge Separation	CLASS_SEL=V _L	780			ps



6 Frame structure.





Figure 11. Frame structure in VGA case (allowed synchronization codes sequence)

Figure 12. Bit order in synchronization codes and data, LSB first (example start of frame), image frame structure




1. LSB (bytewise Least Significant Bit first)



7 Timing diagram

(unless otherwise specified $T_A = 25^{\circ}C$)

Figure 13. Disabled Sync Mode (SYNC_SEL = GND) (D1-D8 will transmit the input data DIN, including SYNC CODE) and CLASS_SEL = V_L



1. Note: DATA_IN and STROBE are the input signals, CLKH is an internal signal i.e internal extracted clock having half frequency respect to the external clock. All others are output signals.






Figure 14. Enabled sync mode (SYNC_SEL = VDD) (D1-D8 will transmit the input data DIN, excluding SYNC CODE) and CLASS_SEL = V_L

1. Note: DATA_IN and STROBE are the input signals, CLKH is an internal signal i.e internal extracted clock having half frequency respect to the external clock. All others are output signals.




8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.



				1			
DIM.	mm.			mils			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А	1.0	1.1	1.16	39.4	43.3	45.7	
A1			0.25			9.8	
A2	0.78		0.86	30.7		33.9	
b	0.25	0.30	0.35	9.8	11.8	13.8	
D	2.9	3.0	3.1	114.2	118.1	122.0	
D1		2			78.8		
Е	2.9	3.0	3.1	114.2	118.1	122.0	
E1		2			78.8		
е		0.5			19.7		
SE	Ì	0.25		1	9.8		






20/23

57

57

DIM.	mm.			inch			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			330			12.992	
С	12.8		13.2	0.504		0.519	
D	20.2			0.795			
N	60			2.362			
Т			14.4			0.567	
Ao		3.3			0.130		
Bo		3.3			0.130		
Ko		1.60			0.063		
Po	3.9		4.1	0.153		0.161	
Р	7.9		8.1	0.311		0.319	





21/23

9 Revision history

Table 10. Revision history

Date	Revision	Changes
13-Mar-2006	1	Initial release.
3-May-2006	2	Mistake on table 3 - Output.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

